

## **General Description**

The MAX9320B low-skew, 1-to-2 differential driver is designed for clock and data distribution. The input is reproduced at two differential outputs. The differential input can be adapted to accept single-ended inputs by applying an external reference voltage.

The MAX9320B features ultra-low propagation delay (208ps), part-to-part skew (20ps), and output-to-output skew (6ps) with 30mA maximum supply current, making this device ideal for clock distribution. For interfacing to differential PECL and LVPECL signals, this device operates over a +3.0V to +5.5V supply range, allowing high-performance clock or data distribution in systems with a nominal 3.3V or 5V supply. For differential ECL and LVECL operation, this device operates from a -3.0V to -5.5V supply.

The MAX9320B is offered in industry-standard 8-pin TSSOP and SO packages.

## **Applications**

Precision Clock Distribution Low-Jitter Data Repeater Protection Switching

### **Features**

- ♦ Improved Second Source of the MC10EP11D
- ♦ +3.0V to +5.5V Differential PECL/LVPECL Operation
- ♦ -3.0V to -5.5V ECL/LVECL Operation
- **♦ Low 22mA Supply Current**
- ♦ 20ps Part-to-Part Skew
- ♦ 6ps Output-to-Output Skew
- ♦ 208ps Propagation Delay
- ♦ Minimum 300mV Output at 3GHz
- ♦ Outputs Low for Open Input
- ♦ ESD Protection >2kV (Human Body Model)

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX9320BESA	-40°C to +85°C	8 SO
MAX9320BEUA*	-40°C to +85°C	8 TSSOP

<sup>\*</sup>Future product—contact factory for availability.

## Pin Configuration





Figure 1. Differential Transition Time and Propagation Delay Timing Diagram



### MIXIM

Maxim Integrated Products 1

## **ABSOLUTE MAXIMUM RATINGS**

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	3V 3V 0V nA
(derate 4.5mW/°C above +70°C)362m 8-Pin SO	١W
(derate 5.9mW/°C above +70°C)471m Junction-to-Ambient Thermal Resistance in Still Air	١W
8-Pin TSSOP+221°C 8-Pin SO+170°C	

Junction-to-Ambient Thermal Resistance with LFPM Airflow	500
8-Pin TSSOP 8-Pin SO	•
Junction-to-Case Thermal Resistance	
8-Pin TSSOP	+39°C/W
8-Pin SO	+40°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
ESD Protection	
Human Body Model (D, $\overline{D}$ , Q_, $\overline{Q}$ )	>2kV
Soldering Temperature (10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - V_{EE} = 3.0V \text{ to } 5.5V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V. \text{ Typical values are at } V_{CC} - V_{EE} = 5.0V, V_{IHD} = V_{CC} - 1.0V, V_{ILD} = V_{CC} - 1.5V, \text{ unless otherwise noted.})$  (Notes 1, 2, 3)

DADAMETER	CVMDC	CONDITIONS		-40°C			+25°C			+85°C	_	UNITS
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
DIFFERENTIAL I	NPUT (D, $\overline{D}$ )											
High Voltage of Differential Input	VIHD		VEE + 1.2		V <sub>CC</sub>	V <sub>EE</sub> + 1.2		Vcc	V <sub>EE</sub> + 1.2		V <sub>C</sub> C	V
Low Voltage of Differential Input	V <sub>ILD</sub>		VEE		V <sub>CC</sub> - 0.1	VEE		V <sub>C</sub> C - 0.1	VEE		V <sub>C</sub> C - 0.1	V
Differential Input Voltage	V <sub>IHD</sub> - V <sub>ILD</sub>		0.1		3.0	0.1		3.0	0.1		3.0	V
Input High Current	Іін				150			150			150	μΑ
D Input Low	lu =	V <sub>CC</sub> - V <sub>EE</sub> ≤ 3.8V	-100		+100	-100		+100	-100		+100	
Current	lild	V <sub>CC</sub> - V <sub>EE</sub> ≥ 3.8V	-140		+140	-140		+140	-140		+140	μΑ
D Input Low	J	V <sub>CC</sub> - V <sub>EE</sub> ≤ 3.8V	-150		+150	-150		+150	-150		+150	
Current	liΓ <u>D</u>	V <sub>CC</sub> - V <sub>EE</sub> ≥ 3.8V	-175		+175	-175		+175	-175		+175	μΑ
DIFFERENTIAL (	OUTPUTS (C	Q_,										
Single-Ended Output High Voltage	VoH	Figure 1	V <sub>CC</sub> - 1.135		V <sub>CC</sub> - 0.885	V <sub>CC</sub> - 1.07		V <sub>CC</sub> - 0.82	V <sub>CC</sub> - 1.01		V <sub>CC</sub> - 0.76	V

## DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} - V_{EE} = 3.0V \text{ to } 5.5V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V. \text{ Typical values are at } V_{CC} - V_{EE} = 5.0V, V_{IHD} = V_{CC} - 1.0V, V_{ILD} = V_{CC} - 1.5V, \text{ unless otherwise noted.})$  (Notes 1, 2, 3)

PARAMETER	SYMBOL	CONDITIONS	-40°C			+25°C			+85°C			UNITS
PARAMETER SY	STIVIBUL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Single-Ended Output Low Voltage	V <sub>OL</sub>	Figure 1	V <sub>CC</sub> - 1.935		V <sub>C</sub> C - 1.685	V <sub>CC</sub> - 1.87		V <sub>C</sub> C - 1.62	V <sub>CC</sub> - 1.81		V <sub>CC</sub> - 1.56	V
Differential Output Voltage	V <sub>OH</sub> - V <sub>OL</sub>	Figure 1	550			550			550			mV
POWER SUPPLY												
Supply Current	I <sub>EE</sub>	(Note 4)		20	28		22	28		23	30	mA

## **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} - V_{EE} = 3.0V \text{ to } 5.5V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, \text{ input frequency} \le 1.5GHz, \text{ input transition time} = 125ps (20\% \text{ to } 80\%), V_{IHD} = V_{EE} + 1.2V \text{ to } V_{CC}, V_{ILD} = V_{EE} \text{ to } V_{CC} - 0.15V, V_{IHD} - V_{ILD} = 0.15V \text{ to } 3.0V. \text{ Typical values are at } V_{CC} - V_{EE} = 5.0V, V_{IHD} = V_{CC} - 1.5V, V_{ILD} = V_{CC} - 1.5V, \text{ unless otherwise noted.}) (Note 5)$ 

PARAMETER	SYMBOL	CONDITIONS		-40°C		+25°C				UNITS		
PANAMETER	STIVIBUL		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Differential Input-to- Output Delay	tpLHD, tpHLD	Figure 1	145	220	265	155	208	265	160	203	270	ps
Output-to- Output Skew	tskoo	(Note 6)		6	30		6	30		6	30	ps
Part-to-Part Skew	tskpp	(Note 7)		20	120		20	110		20	110	ps
Added	+	f <sub>IN</sub> = 1.5GHz, clock pattern (Note 8)		1.7	2.8		1.7	2.8		1.7	2.8	ps
Random Jitter	t <sub>R</sub> J	f <sub>IN</sub> = 3.0GHz, clock pattern (Note 8)		0.6	1.5		0.6	1.5		0.6	1.5	(RMS)
Added Deterministic Jitter	t <sub>D</sub> J	3.0Gbps 2 <sup>23</sup> - 1 PRBS pattern (Note 8)		57	80		57	80		57	80	ps ( <sub>P-P</sub> )

## **AC ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{CC} - V_{EE} = 3.0 \text{V to } 5.5 \text{V}, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2 \text{V}, \text{ input frequency} \le 1.5 \text{GHz}, \text{ input transition time} = 125 \text{ps} (20\% \text{ to } 80\%), V_{IHD} = V_{EE} + 1.2 \text{V to } V_{CC}, V_{ILD} = V_{EE} \text{ to } V_{CC} - 0.15 \text{V}, V_{IHD} - V_{ILD} = 0.15 \text{V to } 3.0 \text{V}. \text{ Typical values are at } V_{CC} - V_{EE} = 5.0 \text{V}, V_{IHD} = V_{CC} - 1.5 \text{V}, \text{ unless otherwise noted.}) (Note 5)$ 


PARAMETER	SYMBOL	CONDITIONS	-40°C			+25°C			+85°C			UNITS
PANAMETER	STMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Switching	<b></b>	V <sub>OH</sub> - V <sub>OL</sub> ≥ 300mV, clock pattern, Figure 1	3.0			3.0			3.0			GHz
Frequency	fMAX	V <sub>OH</sub> - V <sub>OL</sub> ≥ 550mV, clock pattern, Figure 1	2.0			2.0			2.0			GH2
Output Rise/Fall Time (20% to 80%)	t <sub>R</sub> , t <sub>F</sub>	Figure 1	50	95	120	50	98	120	50	105	120	ps


- Note 1: Measurements are made with the device in thermal equilibrium.
- Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.
- Note 3: DC parameters production tested at T<sub>A</sub> = +25°C. Guaranteed by design and characterization over the full operating temperature range.
- Note 4: All pins open except V<sub>CC</sub> and V<sub>EE</sub>.
- Note 5: Guaranteed by design and characterization. Limits are set at ±6 sigma.
- Note 6: Measured between outputs of the same part at the signal crossing points for a same-edge transition.
- Note 7: Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition.
- Note 8: Device jitter added to the input signal.

## **Typical Operating Characteristics**

 $(V_{CC} = 5V, V_{EE} = 0, input transition time = 125ps (20% to 80%), V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V, f_{IN} = 1.5GHz, outputs loaded with 50<math>\Omega$  to  $V_{CC} - 2V, T_A = +25^{\circ}C$ , unless otherwise noted.)









## Typical Operating Characteristics (continued)

 $(V_{CC} = 5V, V_{EE} = 0, input transition time = 125ps (20\% to 80\%), V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V, f_{IN} = 1.5GHz, outputs loaded with 50<math>\Omega$  to  $V_{CC} - 2V, T_A = +25^{\circ}C$ , unless otherwise noted.)





## **Pin Description**

PIN	NAME	FUNCTION
1	Q0	Noninverting Q0 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .
2	Q0	Inverting Q0 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .
3	Q1	Noninverting Q1 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .
4	Q1	Inverting Q1 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .
5	VEE	Negative Supply Voltage
6	D	Inverting Differential Input. 50k $\Omega$ pullup to V <sub>CC</sub> and 100k $\Omega$ pulldown to V <sub>EE</sub> .
7	D	Noninverting Differential Input. $80k\Omega$ pullup to $V_{CC}$ and $60k\Omega$ pulldown to $V_{EE}$ .
8	Vcc	Positive Supply Voltage. Bypass from V <sub>CC</sub> to V <sub>EE</sub> with 0.1µF and 0.01µF ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device.

## **Detailed Description**

The MAX9320B low-skew, 1-to-2 differential driver is designed for clock and data distribution. For interfacing to differential PECL and LVPECL signals, this device operates over a +3.0V to +5.5V supply range, allowing high-performance clock and data distribution in systems with a nominal 3.3V or 5V supply. For differential ECL and LVECL operation, this device operates from a -3.0V to -5.5V supply.

### Inputs

The maximum magnitude of the differential input from D to  $\overline{D}$  is 3.0V. This limit also applies to the difference between any reference voltage input and a single-ended input.

The differential inputs have bias resistors that drive the outputs to a differential low when the inputs are open. The inverting input,  $\overline{D}$ , is biased with a 50k $\Omega$  pullup to VCC and a 100k $\Omega$  pulldown to VEE. The noninverting input, D, is biased with an 80k $\Omega$  pullup to VCC and a 60k $\Omega$  pulldown to VEE.

Specifications for the high and low voltages of the differential input ( $V_{IHD}$  and  $V_{ILD}$ ) and the differential input voltage ( $V_{IHD}$  -  $V_{ILD}$ ) apply simultaneously ( $V_{ILD}$  cannot be higher than  $V_{IHD}$ ).

#### **Outputs**

Output levels are referenced to VCC and are considered PECL/LVPECL or ECL/LVECL, depending on the level of the VCC supply. With VCC connected to a positive supply and VEE connected to GND, the outputs are PECL/LVPECL. The outputs are ECL/LVECL when VCC is connected to GND and VEE is connected to a negative supply.

A differential input of at least  $\pm 100$ mV switches the outputs to the V<sub>OH</sub> and V<sub>OL</sub> levels specified in the *DC Electrical Characteristics* table.

## Applications Information

### **Supply Bypassing**

Bypass VCC to VEE with high-frequency surface-mount ceramic  $0.1\mu F$  and  $0.01\mu F$  capacitors in parallel as close to the device as possible, with the  $0.01\mu F$  value capacitor closest to the device. Use multiple parallel ground vias for low inductance.

#### **Traces**

Input and output trace characteristics affect the performance of the MAX9320B. Connect each signal of a differential input or output to a  $50\Omega$  characteristic impedance trace. Minimize the number of vias to prevent impedance discontinuities. Reduce reflections by maintaining the  $50\Omega$  characteristic impedance through connectors and across cables. Reduce skew within a differential pair by matching the electrical length of the traces.

### **Output Termination**


Terminate outputs through  $50\Omega$  to VCC - 2V or use an equivalent Thevenin termination. Terminate both outputs and use the same termination on each for the lowest output-to-output skew. When a single-ended signal is taken from a differential output, terminate both outputs. For example, if Q0 is used as a single-ended output, terminate both Q0 and  $\overline{\rm Q0}$ .

\_Chip Information

TRANSISTOR COUNT: 182

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.